Elron_dev/mik32-uploader
7
0 Fork 0
mirror of https://github.com/MikronMIK32/mik32-uploader.git synced 2026-10-29 18:11:13 +03:00
Code Issues Actions Packages Projects Releases 2 Wiki Activity

Обновление mik32.cfg

Browse Source 
1) Сокращение вывода бесполезных предупреждений;
2) Добавление нестандартного CSR-регистра MCOUNTEN, используемого для управления активностью счётчиков производительности (тактов и команд).
This commit is contained in:
cryptozoy authored and GitHub committed 2025-03-16 14:21:55 +03:00
1 parent 9f13695d6b
commit 7a02683c4d
1 file changed
+4 -1
Download Patch File Download Diff File Expand all files Collapse all files
openocd-scripts/target/mik32.cfg
+4 -1
View File
@@ -8,15 +8,18 @@ proc init_targets {} {
set _CHIPNAME riscv set _CHIPNAME riscv
set _CPUTAPID 0xdeb11001 set _CPUTAPID 0xdeb11001
set _SYSTAPID 0xfffffffe
jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
jtag newtap $_CHIPNAME sys -irlen 4 -ircapture 0x05 -irmask 0x0F -enable jtag newtap $_CHIPNAME sys -irlen 4 -ircapture 0x05 -irmask 0x0F -enable -expected-id $_SYSTAPID -ignore-bypass
set _TARGETNAME $_CHIPNAME.cpu set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -endian little -chain-position $_TARGETNAME -coreid 0 target create $_TARGETNAME riscv -endian little -chain-position $_TARGETNAME -coreid 0
riscv expose_csrs 2016=mcounten
riscv.cpu configure -event reset-init my_init_proc riscv.cpu configure -event reset-init my_init_proc
} }